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論 文 内 容 要 旨
  Demands for high-speed and high-density data transmission have been increased toward aubiquitous network  society.  In 
telecommunication networks, the transmitting speed has been increasing by improvement of optical interconnection 
technologies such as a dense wavelength division multiplexing system (DWDM) and an erbium-doped fiber amplifier  (EDFA), 
On the other hand, in short distance lectrical interconnections such as board-to-board interconnection and rack-to-rack 
interconnection, serial transmission li es have been applied instead of parallel transmission li es to realize high-speed  and 
high-density data transmission these days. However, even serial transmission li es are facing their speed  barriers due to 
 high-frequency propagation loss, impedance mismatching, jitter, and so on. 
  On the other hand, large-scale integration (LSI), the  performanceof LSI chips has been dramatically improved as a result of 
scaling  down the device size. However, the physical limitations such as the thickness ofhigh-k insulator, the length of gate 
channel, and signal propagation delay are approaching bydecreasing device sizes. Therefore, the two or more independent 
cores are combined into a single die in order to improve the throughput capacity instead of increasing the clock frequency rate 
of a single microprocessor. It is called Multi core". In the near future, itis expected toemploy athree-dimentional (3-D) LSIs 
to realize ahigher performance and a higher density transmission  without  scaling-down of divice size because it reduces the 
wire length in LSI employing a lot of through silicon vias. Furthermore, 3-D LSI has several advantages such as parallel 
processing, low power consumption, high speed operation, and so on. 
  However, the transmission speed through electrical  chip-to-chip interconnections between conventional LSIs cannot even 
trail the operating speed of conventional processors. Because the capacitance and inductances of the electrical lines cause many 
problems such as electromagnetic interference (EMI), cross-talk noise, clock skew  and so on. When we employed 3-D LSI 
having high data transmission speed, these problems become more serious for the electrical chip-to-chip  interconnection. 
  Optical interconnections, i tead of electrical  interconnections, have been of great interest in high-speed data transfer to
overcome these problems. 
  In this study,  all optical interconnect system between chip-to-chip and board-to-board interconnection areproposed to
realize prospective demand of higher-speed and higher-density data transmission in the near future. 
  The all optical interconnect system iscomposed ofnew Optical/Electrical PCB  (0/E PCB) and "Optical interposer". 
 New  0/E PCB using a polynorbomene (PNB) optical waveguide has three advanced features a follows: 
  1. Low propagation l ss and high Tg using new  PNB optical waveguide 
 2. High flexibility 
  3. Simple formation process of 45° micromirror byan excimer laser
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 The  0/E PCB can be compatible with standard PCB processes such as photolithography,  reflow soldering, and 
 electroplating. Theoptical waveguide with  45° micromirrors is embedded between flexible PCBs made of polyimide films and 
Cu  circuits. 
 The production f optical interconnection is facing some technical challenges from the viewpoint of manufacturing. One of 
the biggest challenges is the alignment between optical waveguides and VCSEL/PD chips. Passive alignment is a promising 
method for the reduction fthe tact ime, compared with active alignment using optical instruments such as a laser, aPD, and a 
stage for precise fiber positioning. Another problem is the difficulty in integrating  VCSEL/PD chips on an LSI chip or an 
interposer because VCSEL as a representative GaAs compound device is not compatible with Si devices uch as 
 complementary metal oxide semiconductor (CMOS). Many modules integrated with  VCSEL/PD chips on a Si substrate have 
been developed for chip-to-chip optical interconnections. However, these optical interconnections have a long coupling 
distance b tween  VCSEL/PD chips and the waveguide. Therefore, a  microlens was employed to reduce their coupling loss. A 
number of research groups have developed new optical components to reduce the coupling loss, such as  microlens, optical 
connection rod, polymer pillars, and optical pin. However, complicated processes are required for the fabrication of their 
components. 
 To overcome these problems, we propose a new optical interposer using a passive alignment technique, in which we 
formed chip-size through-Si holes on Si wafer used as an interposer substrate and embedded  VCSEL/PD chips into the 
chip-sized holes. New optical interposer has 4 advanced features a follows: 
 1. Through-Si v a (TSV) connection between LSI chips and  VCSEL/PD chips 
 2. Self-alignment of  VCSEL/PD chips 
 3. Short optical distance between PNB optical waveguide and VCSEL/PD chips 
 4. Low optical loss with PNB optical waveguide 
 New optical interposer consists ofPNB optical waveguides with  45°  micromirrors and recessed  VCSEL/PD chips into a Si 
substrate having chip-sized through-Si holes. 3-D LSI chips with processor elements are connected to each other by optical 
interconnections. PNB optical waveguides are formed on the rear surface of the Si substrate.  VCSEL/PD chips are buried in 
the through-Si holes formed by deep reactive ion etching  (RIE) in the Si substrate and electrically  contacted with solder bumps 
to metal wirings connected to 3-D  LSIs through vertical interconnections. Electrical signal output from a 3-D  LSI is  converted 
into ptical signal via a VCSEL chip. The optical signal is reflected by a  45° micromirror and transferred to a PD chip through 
an optical waveguide. Then, the optical signal is converted into an electrical signal again, and  finally transmitted to another 3-D 
LSI. 
 First, TSVs are short electrical lines to prevent from degrading the signal properties and delaying in  transmission f signals. 
 Big advantage of this optical interposer is that a large number ofchips can be aligned passively and bonded simultaneously. 
All  VCSEL/PD chips are moved to the designated position using the surface tension of a molten solder upon heating after the 
chips are recessed into the holes formed all over the Si substrate. 
 Other advantages of this optical interposer include low coupling and propagation l sses.  VCSEL/PD chips are located at the 
closest point to the optical waveguide. Therefore, the gap between the optical waveguide and VCSEL/PD chips can be 
 minimized. In addition, the low coupling loss is derived from the high-precision passive chip alignment assisted using 
 Chip-sized through-Si holes and surface tension of a molten solder. The use of the PNB optical waveguide can achieve the low 
 Propagation in this optical interposer. 
 Eventually, integration f both new technologies,  0/E PCB and Optical interposer, realizes the all optical interconnect 
 sYstem. 
 In this system, new polymer optical waveguide has to apply to  achieve a lot of feature as described later. In general, polymer 
 optieal waveguides have potential disadvantages in their thermal properties ortransparency. A high-heat resistance of more 
 than 250 °C is an indispensable property required toendure a reflow soldering process inthe bonding of the  electr
onic/optical 
 ccialponents o  PCBs. Another important property involves high transparency at around 850 nm because VCSELs, which are 
 widelY  used for high-speed and short-distance optical interconnections in a gigabit ethernet, can emit an 850 nm  light.
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Fluorinated polyimides are well known to be high heat resistant polymers for optical waveguides. However, waveguide 
formation using the polyimides requires complicated and high-temperature processes such as  RIE and curing for  irnidization. 
In addition, sidewall roughness caused by the  RIE process produces scattering loss. Acrylate polymers are representative of 
highly transparent polymers  and have been applied to polymeric waveguide materials. Furthermore,  acrylate polymers are 
formed by low-cost fabrication processes such as photolithography andembossing methods. However,  acrylate polymers are 
thermally unstable at temperatures above 150 °C. Eventually, conventional polymer optical waveguides only nominally 
integrate with PCBs. However, our newly developed waveguides can easily overcome these problems. We developed new 
PNB optical waveguides with  a  low optical loss of 0.029 dB/cm at a wavelength of 830 nm and with high heat resistance  (Tg  =- 
270 °C) by a simple fabrication process without RIE, wet etching, and developing. And the transmission f 10 Gbps-data r te 
was  confirmed by the eye pattern  measurement. 
  The  0/E PCB described above was fabricated asfollows: The PNB optical waveguide was formed between the flexible 
PCBs. The flexible PCBs composed ofa polyimide film and a Cu foil, were drilled to form through oles. Then, the flexible 
PCBs with the optical waveguide was plated with copper to fill the through oles by the standard plating processes.  Third, the 
electric ircuits were patterned onthe flexible PCBs by photolithographic andetching processes. Next, it was put between 
other flexible PCBs using a pressing machine. Finally, the 45°  micromirror was formed through t e windows of flexible PCBs 
by excimer laser processing. 
  The PNB waveguide can withstand PCB fabrication processes such as plating, photolithography, Cu etching, and pressing. 
The  0/E PCB was fabricated  successfully fora cellular phone application with flexible  parts. 45° micromirrors with a low loss 
 of  0.7  dB were also successfully formed. 
  In optical interposer, tapered via formation is  necessary for the subsequent conformal deposition ofbarrier and metal seed 
layers. The vias with a straight sidewall fabricated by deep RIE make it  difficult to uniformly deposit the layers on the bottom 
and sidewall of the resulting vias by sputtering. In addition, the following copper electroplating process results in trapped voids 
inside the vias with the straight sidewalL In this  work, our tapered vias are fabricated by a novel two-step etching process 
consisting of the Bosch process and isotropic etching. First, silicon dioxide  (SiO2) of 600-nm thickness was formed on a Si 
substrate bythermal oxidation. Then, the  SiO2 was excessively etched by buffered HF after photolithographically p ttering of 
TSVs. After that, the Si was etched to form deep holes by the Bosch process, and then, the Si was isotropically etched with SF6, 
02, and C4F8 gases. The subsequent thermal oxidation provides  conformal deposition ofa 600-nm-thick  SiO2 layer on the 
resulting Si vias. Ta as a  bander layer and Cu as a seed layer were sequentially deposited by  sputtering onthe  SiO2 layer, 
followed by Cu electroplating for via filling. After the electroplating, Excess Ta and Cu layers on the surface of the Si substrate 
were removed by a mechanical polishing process and a wet etching process. After that, electrical circuits were patterned onthe 
surface of the substrate. The backside ofthe Si substrate was grinded until the thickness ofthe substrate d creases to 150 pm. 
Finally, electrical circuits were patterned again on the backside of the thinned substrate. The via after etching by the Bosch 
process has 163 pm in depth and 32 pm in top size and bottom sizes, whereas the via after  isotropically etching has 168 pm in 
depth, 64 pm in top size, and 34 pm in bottom size. The taper angle of 82° was obtained by the second isotropic etching step. 
By changing the etching time on the first Bosch process and the second isotropic etching, the depth of TSVs and the degree of 
taper can be well  controlled. Ta and Cu layers were turn out to be uniformly formed on the tapered via surface by sputtering. 
The resulting tapered TSVs were completely filled with Cu. The average ofresistance p r a formed taped TSV was 84  ni2. 
 The pattern size of through-Si holes for embedding  VCSEL/PD chips was  designed to be 30  pm larger than that of 
 VCSEUPD chips. The depth of the holes formed all over the Si substrate can be kept constant a 150  prn. The sidewall of the 
through-Si hole was formed without apered profile. In addition, VCSEL/PD chips can be self-assembled onto the 
predetermined bonding area using a  surface-tension-driven estoring force from a molten solder upon heating. Therefore, 
high-precision alignment can be realized without alarge coupling error esulting from chip  shifting, inclining, and rotation. As 
a  result he variation i the mounting place of  VCSEUPD chips was within 10p.m. The variation value was enough to align to 
 multimode optical  alignment. Therefore, very simple and unique passive alignment method was developed. This method 
overcame the alignment problem of optical interconnection.
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The embedded VCSEL chip in the optical interposer made sure to operate through tapered TSVs and electrical pads with 
solder. A light signal emitted from the VCSEL chip buried in the chip-size cavity was clearly observed. The  1-V curve of the 
VCSEL through tapered TSVs was measured and the characteristic of the VCSEL electrically connected through the TSVs 
was almost the same as that of a primary VCSEL chip. This result indicates that the optical interposer can perform as a high 
quality optical interface of 3-D LSI. 
 Next, the relationship between mirror coupling loss and coupling distance was evaluated to estimate the coupling loss of the 
optical interposer. The coupling distance between the  VCSEUPD chips and waveguide in the fabricated optical interposer is 
less than 50  fArn. Thus, the mirror coupling loss of this optical interposer is found to be less than 1.0 dB. 
 The PNB optical waveguides with  45°  micromirrors were fabricated on the interposer. The thickness of under cladding 
layer, core layer, and upper cladding layer was 5, 35, 5  1..tm, respectively. The loss of the PNB optical waveguide was 0.07 
 dB/cm.  The angles of formed the  micmmirrors were  44.5°. All the components of the optical interposer was formed and 
 integrated, and the ICs were mounted on the optical interposer. 
As described above, in this study, new PNB optical waveguide was developed. And also, the  0/E PCB with flexible part was 
 successfully fabricated using new PNB optical waveguide. In addition, the optical interposer was successfully  fabricated. 
Besides, very simple and unique  passive alignment method was developed and resolved alignment problem of optical 
interconnection. Therefore, the all optical interconnect system between chip-to-chip and board-to-board interconnection are 
fundamentally  constructed
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論文審査結果の要旨
高度情報社会の実現を目指 して,高 速データ転送に対する要求が益々高 まっている・これ まで,コア
系やメ トロ系,ア クセス系な どの大規模な通信ネッ トワークには光 ファイバーが用 いられて,高 速のデ
ータ転送が行われてきた・一方・ネッ トワークを構成する通信機器や情報機器内部では・相変わら威
電気配線 によるデータ転送が主要な手段 として用いられている・しか し・ユピキタス社会へ向けて,情
報のデジタル化が急速に進む中で・通信ネ ッ トワークだけでなく・コンピュータや複写機な どの情報機
器や家電機器,自 動車用電子機器な どにお いても,光による高速データ転送 を取 り入れようとする動き
が活発になってきている・本論文は,こ れ らの機器に装填されるボー ド(配線基板}内 にお いても,光
による高速データ転送を可能とするために,そ の鍵 となる光イ ンター コネクション技術ついて研究した
もので,全 編6章 よ りなる。
第1章 は緒論であ り,本研究の背景 と目的 を述べている。
第2章 では,こ れまで報告されている光電気複合基板の性能比較を行い,そ れ らの結果に基づいて新
しい光電気複合基板とそれ を用いた超高速光インターコネクションシステムの提案 を行っている。これ
は,有 用な成果である。
第3章 では,本 研究で提案 した光電気複合基板の重要な構成要素である光導波路を,ポ リマー材料で
あるポ リノルボルネン(PNB)を用いて作製 し,0.029dB/c皿(測定波長:830n曲という極めて小さな光
信号伝達損失を実現 している。また,実 際に光による信号伝達特性を評価 し,10Gbpsという高速のデー
タ転送に成功 している。 これ らは,重 要な成果である。
第4章 では,ポ リノルボルネン(PNB}光導波路 とリジッド/フ レキシブル基板 を複合化することに
よって,光 電気複合 リジッ ド/フレキシブル基板の作製に成功 している。発光 ・受光素子 と結合する部
分の光導波路に,エ キシマレーザーを用いて微小な45.ミラーを形成 し,光導波路を伝播 してきた光
信号を直角に折 り曲げることができることを確認 している。ミラーによる伝播損失 として0.78dBとい
う良好な値を得ている。 これらは,重 要な成果である。
第5章 では,本 研究で提案 したチ ップ間光イ ンターコネクション用光インターポーザーの詳細構造に
っいて検討するとともに,光 インターポーザーを実現するための各要素技術,1)光インターポーザー基
板 に発光 ・受光素子を埋め込むためのキャビテ ィ作製技術,2)キャビティ内 に高精度で発光 ・受光素子
を埋め込むための一括セルフアラインメン ト技術,3)発光 ・受光素子か らの端子取 り出 しのためのシリ
コン基板貫通 ビア(ThroughSiVia:TSV}技術を確立 している。 これ らの技術 を用 いて光イ ンターボ
ーザーを作製 し,搭載 した発光 ・受光素子が良好に動作することを確認 している。また,45。ミラーを
介 した発光 ・受光素子 と光導波路の間の光結合損失として1dB以下という非常に低 い値 を得ている。こ
れ らは極めて重要な成果である。
第6章 は結論である。
以上要す るに本論 文は,ポ リノルボルネ ン(PNB)光導波路 と,発 光 ・受光素子を埋め込んだ光イン
ターポーザーを搭載 した光電気複合リジッ ド/フ レキシブル基板を作製 し,ボ ー ド内およびLSIチップ
間で高速の光データ転送が可能であることを実証 したものであり,バイオ ロボティクスおよび半導体工
学の発展に寄 与するところが少な くない。
よって,本 論文は博士(工学)の学位論文 として合格と認める。
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